Volume rendering on scalable shared-memory MIMD architectures

Additional Information: references   citings   index terms   collaborative colleagues   peer to peer

Tools and Actions: Discussions   Find similar Articles   Review this Article
Save this Article to a Binder   Display in BibTex Format

DOI Bookmark: Use this link to bookmark this Article:http://doi.acm.org/10.1145/147130.147141
What is a DOI?

↑ **REFERENCES**

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1   Forest Baskett, Tom Jermoluk, and Doug Solomon. The 4D- MP Graphics Superworkstation: Computing + Graphics = 40 MIPS + 40 MFLOPS and 100,000 Lighted Polygo~ Per Second. In Proceedings of the 33rd IEEE Computer Society International Conference- COMPCON 88, pages 468-4/1, February 1988.

2   James Boyle, Ralph Butler, Terrence Disz, Barnett Glickfeld, Ewing Lusk, Ross Overbeek, James Patterson, and Rick Stevens. Portable Programs for Parallel Processors. Holt, Rinehart, and Winston, Inc., 1987.

3   Judy Challinger, PARALLEL VOLUME RENDERING ON A SHARED-MEMORY MULTIPROCESSOR, University of California at Santa Cruz, Santa Cruz, CA, 1991

4   intel Scientific Computers. iPSC/2 and iPSC/860 User's Guide, June 1990.

5   Tim Cullip. Personal communication, May 1991.

6   Robert A. Drebin, Loren Carpenter, and Pat Hanrahan. Volume Rendering. Proceedings of SIGGRAPH '88 (Atlanta, Georgia, August 1-5, 1988). In Computer Graphics, volume 22(4), pages 65-74, August 1988.

7   A. J. Goldberg , J. L. Hennessy, Mtool: An Integrated System for Performance Debugging Shared

Membership   Publications/Services   Standards   Conferences   Careers/Jobs

IEEE *Xplore*®
RELEASE 1.8

IEEE *Xplore*®
1 Million Documents
1 Million Users
...And Growing

Help   FAQ   Terms   IEEE Peer Review   **Quick Links**   **» Search Results**

Welcome to IEEE *Xplore*

○ Home
○ What Can
   I Access?
○ Log-out

Tables of Contents

○ Journals
   & Magazines
○ Conference
   Proceedings
○ Standards

Search

○ By Author
○ Basic
○ Advanced
○ CrossRef

Member Services

○ Join IEEE
○ Establish IEEE
   Web Account
○ Access the
   IEEE Member
   Digital Library

IEEE Enterprise

○ Access the
   IEEE Enterprise
   File Cabinet

🖨 Print Format

Your search matched **9** of **1091947** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or entering a new one in the text box.

| unified cache | **Search**

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard
🗋 = Your access to full-text

---

1 **A cost-oriented two-port unified cache for low-power RISC microprocessors**
Mizuno, H.; Ishibashi, K.;
VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on , 13-15 June 1996
Pages:72 - 73

[Abstract]   [PDF Full-Text (168 KB)]   **IEEE CNF**

---

2 **IBM single chip RISC processor (RSC)**
Moore, C.R.; Balser, D.M.; Muhich, J.S.; East, R.E.;
Computer Design: VLSI in Computers and Processors, 1992. ICCD '92. Proceedings., IEEE 1992 International Conference on , 11-14 Oct. 1992
Pages:200 - 204

[Abstract]   [PDF Full-Text (420 KB)]   **IEEE CNF**

---

3 **Predicting pipelining and caching behaviour of hard real-time programs**
Stappert, F.;
Real-Time Systems, 1997. Proceedings., Ninth Euromicro Workshop on , 11-13 June 1997
Pages:80 - 86

[Abstract]   [PDF Full-Text (552 KB)]   **IEEE CNF**

---

4 **Cache modeling for real-time software: beyond direct mapped instruction caches**
Li, Y.-T. S.; Malik, S.; Wolfe, A.;
Real-Time Systems Symposium, 1996., 17th IEEE , 4-6 Dec. 1996
Pages:254 - 263

[Abstract]   [PDF Full-Text (924 KB)]   **IEEE CNF**

5 **Efficient simulation methods for multi-level cache memory hierarchies**
Si-En Chang; Chia-Chang Hsu;
System Sciences, 1994. Vol. I: Architecture, Proceedings of the Twenty-Seventh
Hawaii Internation Conference on , Volume: 1 , 4-7 Jan. 1994
Pages:221 - 230

[Abstract]   [PDF Full-Text (664 KB)]   **IEEE CNF**

6 **Analyzing memory bandwidth requirements of video algorithms**
Kapoor, B.;
Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International
Symposium on , Volume: 4 , 31 May-3 June 1998
Pages:170 - 173 vol.4

[Abstract]   [PDF Full-Text (280 KB)]   **IEEE CNF**

7 **Speculative versioning cache**
Gopal, S.; Vijaykumar, T.N.; Smith, J.E.; Sohi, G.S.;
High-Performance Computer Architecture, 1998. Proceedings., 1998 Fourth
International Symposium on , 1-4 Feb. 1998
Pages:195 - 205

[Abstract]   [PDF Full-Text (112 KB)]   **IEEE CNF**

8 **Caching in an object oriented system**
Nelson, M.N.; Hamilton, G.; Khalidi, Y.A.;
Object Orientation in Operating Systems, 1993., Proceedings of the Third
International Workshop on , 9-10 Dec. 1993
Pages:95 - 106

[Abstract]   [PDF Full-Text (888 KB)]   **IEEE CNF**

9 **A split data cache for superscalar processors**
Boleyn, R.; Debardelaben, J.; Tiwari, V.; Wolfe, A.;
Computer Design: VLSI in Computers and Processors, 1993. ICCD '93.
Proceedings., 1993 IEEE International Conference on , 3-6 Oct. 1993
Pages:32 - 39

[Abstract]   [PDF Full-Text (664 KB)]   **IEEE CNF**

◈IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

IEEE Xplore® RELEASE 1.8

IEEE Xplore®
1 Million Documents
1 Million Users
...And Growing

Help FAQ Terms IEEE Peer Review   Quick Links ▾

» Search Results

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced
- CrossRef

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

IEEE Enterprise

- Access the IEEE Enterprise File Cabinet

🖨 Print Format

Your search matched **2** of **1091947** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or entering a new one in the text box.

unified<and>cache<and>graphic*   **Search**

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard
🗎 = Your access to full-text

---

1 **A 200 MHz 1.2 W 1.4 GFLOPS microprocessor with graphic operation unit**
Nishii, O.; Arakawa, F.; Ishibashi, K.; Nakano, S.; Shimura, T.; Suzuki, K.; Tachibana, M.; Totsuka, Y.; Tsunoda, T.; Uchiyama, K.; Yamada, T.; Hattori, T.; Maejima, H.; Nakagawa, N.; Narita, S.; Seki, M.; Shimazaki, Y.; Satomura, R.; Takasuga, T.; Hasegawa, A.;
Solid-State Circuits Conference, 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE International , 5-7 Feb. 1998
Pages:288 - 289, 447

[Abstract]   [PDF Full-Text (1216 KB)]   **IEEE CNF**

---

2 **Visualizing computer memory architectures**
Alpern, B.; Carter, L.; Selker, T.;
Visualization, 1990. Visualization '90., Proceedings of the First IEEE Conference on , 23-26 Oct. 1990
Pages:107 - 113

[Abstract]   [PDF Full-Text (468 KB)]   **IEEE CNF**